Sale!

ESD SP5.4.1

Original price was: $262.60.Current price is: $101.00.

For Latch-up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits Transient Latch-up Testing Device Level

Description

ESD SP5.4.1 – For Latch-up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits Transient Latch-up Testing Device Level

ESD SP5.4.1-2017 defines procedures to characterize the latch-up sensitivity of integrated circuits triggered by fast transients.

Product Details

Published:
2018
ISBN(s):
158537296X
ANSI:
ANSI Approved
Number of Pages:
28
File Size:
1 file , 740 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus

Reviews

There are no reviews yet.

Be the first to review “ESD SP5.4.1”
Shopping Cart
Published by Publication Date Number of Pages
ESD 2018 28